Skip to content

Pull requests: Xilinx/mlir-aie

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

Fix llvm update and mlir distro
#3052 opened May 6, 2026 by hunhoffe Collaborator Draft
2 tasks
IRON 1.3.2
Fix alignment for look up tables
#3045 opened May 4, 2026 by andrej Collaborator Loading… IRON 1.3.2
Align buffer allocate
#3037 opened Apr 24, 2026 by joeldushouyu Contributor Loading… IRON 1.3.2
Fix overflow in number of bytes for long DMA BD lengths
#3034 opened Apr 17, 2026 by andrej Collaborator Loading… IRON 1.3.2
[WIP]
#3025 opened Apr 9, 2026 by hunhoffe Collaborator Draft
Runtime TXN generation
#3002 opened Mar 26, 2026 by jgmelber Collaborator Draft
6 of 7 tasks
Add Conv3D
#2939 opened Mar 7, 2026 by jgmelber Collaborator Draft
6 tasks done
Routing visualization with Graphviz
#2936 opened Mar 6, 2026 by yenjames Collaborator Draft
Add pass to coalesce write32s/blockwrites
#2782 opened Dec 19, 2025 by andrej Collaborator Draft
[WIP] Unchecked vibe coding -- do not review
#2675 opened Oct 31, 2025 by hunhoffe Collaborator Draft
Add control packet payload binary disassembly
#2649 opened Oct 13, 2025 by fifield Collaborator Draft
Add trace with JIT example
#2541 opened Aug 27, 2025 by mawad-amd Collaborator Draft
Add a code object cache for external functions
#2509 opened Aug 17, 2025 by mawad-amd Collaborator Loading…
ProTip! Updated in the last three days: updated:>2026-05-04.